# ultraembedded/exactstep

<https://repo.masters-masters.com/en/repos/ultraembedded/exactstep>

[Home](https://repo.masters-masters.com/en) › [ultraembedded](https://repo.masters-masters.com/en/owners/ultraembedded) › [exactstep](https://repo.masters-masters.com/en/repos/ultraembedded/exactstep)

ultraembedded/exactstep has 114 stars on GitHub. Its RepoMasters card: Prototype tier. Instruction set simulator for RISC-V, MIPS and ARM-v6m Language: C++.

| Field | Value |
| --- | --- |
| Owner | [ultraembedded](https://repo.masters-masters.com/en/owners/ultraembedded) |
| Stars | 114 |
| Forks | 18 |
| Language | [C++](https://repo.masters-masters.com/en/languages/c-plus-plus) |
| License | BSD-3-Clause |
| Created | 2019 |
| Topics | instruction-set-simulator, risc-v, riscv32, riscv64, riscv-simulator, armv6, mips, mips32 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [ultraembedded/exactstep](https://github.com/ultraembedded/exactstep) |

## Repository

Instruction set simulator for RISC-V, MIPS and ARM-v6m

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by ultraembedded

- [ultraembedded/riscv · ★ 1,812 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/riscv)
- [ultraembedded/biriscv · ★ 1,329 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/biriscv)
- [ultraembedded/cores · ★ 940 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/cores)
- [ultraembedded/core\_ddr3\_controller · ★ 645 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/core_ddr3_controller)
- [ultraembedded/FPGAmp · ★ 307 · C · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/FPGAmp)
- [ultraembedded/core\_jpeg · ★ 283 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/core_jpeg)

## Nearby in C++

- [swellweb/reame · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/swellweb/reame)
- [Sinan-Karakaya/DQ8-Recompiled · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/Sinan-Karakaya/DQ8-Recompiled)
- [0herculabs/hl360-forza3 · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/0herculabs/hl360-forza3)
- [vicaya/hypertable · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/vicaya/hypertable)
- [apache/activemq-cpp · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/apache/activemq-cpp)
- [vavrusa/libusbnet · ★ 114 · C++ · Prototype](https://repo.masters-masters.com/en/repos/vavrusa/libusbnet)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.