# veripool/verilog-mode

<https://repo.masters-masters.com/en/repos/veripool/verilog-mode>

[Home](https://repo.masters-masters.com/en) › [veripool](https://repo.masters-masters.com/en/owners/veripool) › [verilog-mode](https://repo.masters-masters.com/en/repos/veripool/verilog-mode)

veripool/verilog-mode has 293 stars on GitHub. Its RepoMasters card: Alpha tier. Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master…

| Field | Value |
| --- | --- |
| Owner | [veripool](https://repo.masters-masters.com/en/owners/veripool) |
| Stars | 293 |
| Forks | 102 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | GPL-3.0 |
| Created | 2013 |
| Topics | verilog, emacs-lisp, verilog-mode, systemverilog |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [veripool/verilog-mode](https://github.com/veripool/verilog-mode) |

## Repository

Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by veripool

- [veripool/verilog-perl · ★ 151 · Perl · Prototype](https://repo.masters-masters.com/en/repos/veripool/verilog-perl)

## Nearby in SystemVerilog

- [VerificationExcellence/UVMReference · ★ 308 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/UVMReference)
- [bespoke-silicon-group/bsg\_manycore · ★ 305 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore)
- [pulp-platform/croc · ★ 294 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/croc)
- [tymonx/logic · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/tymonx/logic)
- [harishsg993010/tiny-NPU · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/harishsg993010/tiny-NPU)
- [openhwfoundation/cv32e40x · ★ 289 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40x)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.