# zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16

<https://repo.masters-masters.com/en/repos/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16>

[Home](https://repo.masters-masters.com/en) › [zhan6841](https://repo.masters-masters.com/en/owners/zhan6841) › [FPGA-Accelerator-for-AES-LeNet-VGG16](https://repo.masters-masters.com/en/repos/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)

zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16 has 109 stars on GitHub. Its RepoMasters card: Prototype tier. FPGA/AES/LeNet/VGG16 Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [zhan6841](https://repo.masters-masters.com/en/owners/zhan6841) |
| Stars | 109 |
| Forks | 22 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16) |

## Repository

FPGA/AES/LeNet/VGG16

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [viktor-prutyanov/drec-fpga-intro · ★ 109 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/viktor-prutyanov/drec-fpga-intro)
- [mgtm98/pcie5\_phy · ★ 109 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mgtm98/pcie5_phy)
- [zf3/psram-tang-nano-9k · ★ 109 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zf3/psram-tang-nano-9k)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.