# lowRISC/ibex

<https://repo.masters-masters.com/repos/lowRISC/ibex>

[Accueil](https://repo.masters-masters.com/) › [lowRISC](https://repo.masters-masters.com/owners/lowRISC) › [ibex](https://repo.masters-masters.com/repos/lowRISC/ibex)

lowRISC/ibex, dépôt open source à 2 148 étoiles sur GitHub. Carte RC de RepoMasters. Ibex is a small 32-bit RISC-V CPU core with high-level of verification…

| Champ | Valeur |
| --- | --- |
| Propriétaire | [lowRISC](https://repo.masters-masters.com/owners/lowRISC) |
| Étoiles | 2 148 |
| Forks | 827 |
| Langage | [SystemVerilog](https://repo.masters-masters.com/languages/systemverilog) |
| Licence | Apache-2.0 |
| Création | 2017 |
| Sujets | hardware, cpucore, risc-v, rv32, lowrisc, lowrisc-ibex |
| Rang | [RC (2 000 à 4 999 ★)](https://repo.masters-masters.com/ranks/blockbuster) |
| Voir sur GitHub | [lowRISC/ibex](https://github.com/lowRISC/ibex) |

## Fiche du dépôt

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

Rang des dépôts qui ont 2 000 à 4 999 ★ sur GitHub. Probabilité publiée par carte tirée : 3 %. Rareté : Épique.

## Autres dépôts de lowRISC

- [lowRISC/opentitan · ★ 3 725 · SystemVerilog · RC](https://repo.masters-masters.com/repos/lowRISC/opentitan)
- [lowRISC/lowrisc-chip · ★ 601 · SystemVerilog · Alpha](https://repo.masters-masters.com/repos/lowRISC/lowrisc-chip)
- [lowRISC/style-guides · ★ 552 · Alpha](https://repo.masters-masters.com/repos/lowRISC/style-guides)
- [lowRISC/riscv-llvm · ★ 279 · Shell · Alpha](https://repo.masters-masters.com/repos/lowRISC/riscv-llvm)
- [lowRISC/muntjac · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/repos/lowRISC/muntjac)
- [lowRISC/ibex-demo-system · ★ 106 · C · Prototype](https://repo.masters-masters.com/repos/lowRISC/ibex-demo-system)

## D’autres dépôts SystemVerilog

- [adam-maj/tiny-gpu · ★ 13 161 · SystemVerilog · Stable](https://repo.masters-masters.com/repos/adam-maj/tiny-gpu)
- [verilator/verilator · ★ 4 049 · SystemVerilog · RC](https://repo.masters-masters.com/repos/verilator/verilator)
- [lowRISC/opentitan · ★ 3 725 · SystemVerilog · RC](https://repo.masters-masters.com/repos/lowRISC/opentitan)
- [pulp-platform/axi · ★ 1 743 · SystemVerilog · Bêta](https://repo.masters-masters.com/repos/pulp-platform/axi)
- [aws/aws-fpga · ★ 1 691 · SystemVerilog · Bêta](https://repo.masters-masters.com/repos/aws/aws-fpga)
- [itsfrank/MinecraftHDL · ★ 1 596 · SystemVerilog · Bêta](https://repo.masters-masters.com/repos/itsfrank/MinecraftHDL)

---
Données : GitHub · Illustration : image publique du projet, pixelisée par RepoMasters.