AlphaUncommon
Eriemon/verilog-generator
Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
- Owner
- Eriemon (personal account)
- Stars
- Stars: 327
- Forks
- Forks: 23
- Language
- Python
- License
- Apache-2.0
- Created
- 2026
- Topics
- agent-skilledafpgahardware-generationrtlverilogclaude-skillscodex-skillsdeepseek-harness-skillsgemini-skills
- Tier
- Alpha (250 to 699 ★) What this tier means
Nearby in Python
All Python repos- fstandhartinger/jevbenchStars: 327PythonAlpha
- YuriyLin/PaperReadStars: 327PythonAlpha
- crhywun/gpt-subscribe-studio-1Stars: 327PythonAlpha
- arq5x/geminiStars: 327PythonAlpha
- lmjohns3/theanetsStars: 327PythonAlpha
- LeonardoNve/dns2proxyStars: 327PythonAlpha