PrototypeCommon
Fraunhofer-IMS/airisc_core_complex
Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
- Owner
- Fraunhofer-IMS (organization)
- Stars
- Stars: 107
- Forks
- Forks: 20
- Language
- Verilog
- License
- None
- Created
- 2021
- Topics
- risc-vriscvfpgaverilogembedded-systemsaiasicsmart-sensorsasilfunctional-safety
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by Fraunhofer-IMS
All 2 repos by Fraunhofer-IMS- Fraunhofer-IMS/AIfES_for_ArduinoStars: 262CAlpha
Nearby in Verilog
All Verilog repos- bmartini/zynq-axisStars: 107VerilogPrototype
- ilaydayaman/CNN_for_SLRStars: 107VerilogPrototype
- ZipCPU/qspiflashStars: 107VerilogPrototype
- cavnex/mc6809Stars: 106VerilogPrototype