AlphaUncommon
IBM/AccDNN
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
Archived: this repository is read-only
- Owner
- IBM (organization)
- Stars
- Stars: 452
- Forks
- Forks: 103
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2019
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by IBM
All 172 repos by IBM- IBM/saramaStars: 12,523GoStable
- IBM/plexStars: 11,739CSSStable
- IBM/mcp-context-forgeStars: 4,740PythonRC
- IBM/AssetOpsBenchStars: 2,410PythonRC
- IBM/css-gridishStars: 2,216CSSRC
- IBM/fp-goStars: 2,034GoRC
Nearby in Verilog
All Verilog repos- T-K-233/RISC-V-Single-Cycle-CPUStars: 466VerilogAlpha
- wuxx/icesugarStars: 463VerilogAlpha
- nand2mario/nestangStars: 458VerilogAlpha
- ZipCPU/sdspiStars: 425VerilogAlpha
- XUANTIE-RV/openc906Stars: 425VerilogAlpha
- efabless/caravelStars: 417VerilogAlpha