PrototypeCommon
KastnerRG/cgra4ml
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
- Owner
- KastnerRG (organization)
- Stars
- Stars: 129
- Forks
- Forks: 29
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2020
- Topics
- aiaxi-streamcnndnnfpganeural-networkverilogasicasic-designhls4ml
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by KastnerRG
All 3 repos by KastnerRG- KastnerRG/pp4fpgasStars: 915TeXBeta
- KastnerRG/riffaStars: 883VerilogBeta
Nearby in SystemVerilog
All SystemVerilog repos- microsoft/cheriot-ibexStars: 138SystemVerilogPrototype
- ZcashFoundation/zcash-fpgaStars: 135SystemVerilogPrototype
- lizhirui/AXI-SDCard-High-Speed-ControllerStars: 131SystemVerilogPrototype
- agg23/analogue-pocket-utilsStars: 127SystemVerilogPrototype
- krikzz/edn8-pro-pubStars: 126SystemVerilogPrototype
- pulp-platform/redmuleStars: 126SystemVerilogPrototype