RCEpic
SpinalHDL/VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
- Owner
- SpinalHDL (organization)
- Stars
- Stars: 3,301
- Forks
- Forks: 519
- Language
- Assembly
- License
- MIT
- Created
- 2017
- Topics
- riscvsoccpuspinalhdlvhdlverilogfpgasoftcore
- Tier
- RC (2,000 to 4,999 ★) What this tier means
More repos by SpinalHDL
All 7 repos by SpinalHDL- SpinalHDL/SpinalHDLStars: 2,054ScalaRC
- SpinalHDL/NaxRiscvStars: 328ScalaAlpha
- SpinalHDL/VexiiRiscvStars: 267ScalaAlpha
- SpinalHDL/SaxonSocStars: 166ScalaPrototype
- SpinalHDL/SpinalWorkshopStars: 159ScalaPrototype
- SpinalHDL/SpinalTemplateSbtStars: 101ScalaPrototype
Nearby in Assembly
All Assembly repos- pkivolowitz/asm_bookStars: 3,350AssemblyRC
- netwide-assembler/nasmStars: 3,340AssemblyRC
- virtualagc/virtualagcStars: 3,335AssemblyRC
- openhwfoundation/cva6Stars: 3,183AssemblyRC
- nemasu/asmttpdStars: 3,092AssemblyRC
- pooler/cpuminerStars: 3,006AssemblyRC