Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

aionhw/xezim

Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.

Owner
aionhw (personal account)
Stars
Stars: 126
Forks
Forks: 30
Language
Rust
License
Apache-2.0
Created
2026
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

Nearby in Rust

All Rust repos