PrototypeCommon
ataradov/riscv
Verilog implementation of a RISC-V core
- Owner
- ataradov (personal account)
- Stars
- Stars: 155
- Forks
- Forks: 21
- Language
- Verilog
- License
- BSD-3-Clause
- Created
- 2018
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ataradov
All 7 repos by ataradov- ataradov/usb-snifferStars: 1,290CBeta
- ataradov/usb-sniffer-liteStars: 704CBeta
- ataradov/free-dapStars: 347CAlpha
- ataradov/mcu-starter-projectsStars: 343CAlpha
- ataradov/edbgStars: 323CAlpha
- ataradov/open-5012hStars: 148CPrototype
Nearby in Verilog
All Verilog repos- m-labs/milkymistStars: 155VerilogPrototype
- ejrh/cpuStars: 155VerilogPrototype
- lnis-uofu/SOFAStars: 155VerilogPrototype
- danshanley/FPUStars: 154VerilogPrototype