Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

byuccl/spydrnet

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Owner
byuccl (organization)
Stars
Stars: 117
Forks
Forks: 25
Language
Python
License
BSD-3-Clause
Created
2019
Topics
edacadcircuitcircuitscircuit-analysiscircuit-designnetlistnetlistsnetlist-parsertransformation
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

Nearby in Python

All Python repos