Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits

PrototypeCommon

erihsu/INT_FP_MAC

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

Owner: erihsu (personal account)
Stars: Stars: 125
Forks: Forks: 19
Language: Verilog
License: MIT
Created: 2020
Topics: veriloguvmaccumulatorsystemverilog
Tier: Prototype (100 to 249 ★) What this tier means

Nearby in Verilog

All Verilog repos

openrisc/orpsoc-coresStars: 125VerilogPrototype
Lichee-Pi/Tang_FPGA_ExamplesStars: 125VerilogPrototype
lac-dcc/chimeraStars: 125VerilogPrototype