Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits

PrototypeCommon

gt-synergy-lab/SIGMA

RTL implementation of Flex-DPE.

Owner: gt-synergy-lab (organization)
Stars: Stars: 119
Forks: Forks: 33
Language: Verilog
License: None
Created: 2020
Tier: Prototype (100 to 249 ★) What this tier means

Nearby in Verilog

All Verilog repos

spacemen3/PDP-1Stars: 119VerilogPrototype
Ummidichandrika/100-Days-of-RTLStars: 119VerilogPrototype
WangXuan95/FPGA-HDMIStars: 119VerilogPrototype
freecores/8051Stars: 118VerilogPrototype