PrototypeCommon
jakubcabal/uart-for-fpga
Simple UART controller for FPGA written in VHDL
- Owner
- jakubcabal (personal account)
- Stars
- Stars: 111
- Forks
- Forks: 31
- Language
- VHDL
- License
- MIT
- Created
- 2015
- Topics
- uartfpgauart-controllervhdlcontrollerwishbonewishbone-busuart-loopbacksimulationghdl
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by jakubcabal
All 2 repos by jakubcabal- jakubcabal/spi-fpgaStars: 188VHDLPrototype
Nearby in VHDL
All VHDL repos- alberto-grl/1bitSDRStars: 115VHDLPrototype
- zzhuncle/TJCS-Undergraduate-CoursesStars: 112VHDLPrototype
- ckflight/FMCW3Stars: 112VHDLPrototype
- hoglet67/AtomBusMonStars: 109VHDLPrototype
- timvideos/HDMI2USB-jahanzeb-firmwareStars: 108VHDLPrototype
- texane/vpcieStars: 108VHDLPrototype