PrototypeCommon
karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
- Owner
- karthisugumar (personal account)
- Stars
- Stars: 187
- Forks
- Forks: 30
- Language
- SystemVerilog
- License
- None
- Created
- 2019
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- nand2mario/z386Stars: 192SystemVerilogPrototype
- PacktPublishing/The-FPGA-Programming-Handbook-Second-EditionStars: 191SystemVerilogPrototype
- kumarrishav14/AXIStars: 187SystemVerilogPrototype
- Xilinx/RecoNICStars: 181SystemVerilogPrototype
- agg23/fpga-tamagotchiStars: 178SystemVerilogPrototype
- kilmu1337/VGK-DMA-BYPASSStars: 178SystemVerilogPrototype