PrototypeCommon
lmesserStep/LibreSDRB210
This is a repository for the LibreSDR using the Artix 7 FPGA and AD9361
- Owner
- lmesserStep (personal account)
- Stars
- Stars: 133
- Forks
- Forks: 43
- Language
- VHDL
- License
- None
- Created
- 2024
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in VHDL
All VHDL repos- ExcessiveOverkill/universal-IRC-1Stars: 136VHDLPrototype
- inria-emeraude/syfalaStars: 135VHDLPrototype
- daveshah1/RFToolSDRStars: 134VHDLPrototype
- suisuisi/FPGAStars: 132VHDLPrototype
- ARC-Lab-UF/vhdl-tutorialStars: 131VHDLPrototype
- zxdos/zxunoStars: 130VHDLPrototype