PrototypeCommon
riscv/riscv-cheri
This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
- Owner
- riscv (organization)
- Stars
- Stars: 126
- Forks
- Forks: 53
- Language
- Python
- License
- CC-BY-4.0
- Created
- 2024
- Topics
- capabilitiescompartmentalizationmemory-safety
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by riscv
All 18 repos by riscv- riscv/riscv-isa-manualStars: 4,879TeXRC
- riscv/learnStars: 1,889Beta
- riscv/riscv-opcodesStars: 887PythonBeta
- riscv/riscv-arch-testStars: 804AssemblyBeta
- riscv/sail-riscvStars: 794SailBeta
- riscv/riscv-debug-specStars: 530PythonAlpha
Nearby in Python
All Python repos- yuzushi-dev/hermes-seoStars: 126PythonPrototype
- markklab1903d9/CS2-FPS-Optimizer-Performance-Boost-Lag-Fix-Tool-2026Stars: 126PythonPrototype
- o-Sakurajimamai-o/cet-practiceStars: 126PythonPrototype
- agiliq/DinetteStars: 126PythonPrototype
- miracle2k/android2poStars: 126PythonPrototype
- deldotdr/txRedisStars: 126PythonPrototype