PrototypeCommon
zeroasiccorp/wildebeest
FPGA synthesis tool
- Owner
- zeroasiccorp (organization)
- Stars
- Stars: 146
- Forks
- Forks: 8
- Language
- SystemVerilog
- License
- Apache-2.0
- Created
- 2025
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by zeroasiccorp
All 3 repos by zeroasiccorp- zeroasiccorp/switchboardStars: 325PythonAlpha
- zeroasiccorp/umiStars: 172SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- WangXuan95/FPGA-SATA-HBAStars: 148SystemVerilogPrototype
- ic-lab-duth/RISC-V-VectorStars: 147SystemVerilogPrototype
- amd/mini-ispStars: 147SystemVerilogPrototype
- chipsalliance/uvm-verilatorStars: 142SystemVerilogPrototype
- pulp-platform/register_interfaceStars: 141SystemVerilogPrototype
- marcoz001/axi-uvmStars: 140SystemVerilogPrototype