PrototypeCommon
DreamSourceLab/DSLogic-hdl
An open source FPGA design for DSLogic
- Owner
- DreamSourceLab (personal account)
- Stars
- Stars: 177
- Forks
- Forks: 83
- Language
- Verilog
- License
- GPL-2.0
- Created
- 2014
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by DreamSourceLab
All 3 repos by DreamSourceLab- DreamSourceLab/DSViewStars: 1,445PythonBeta
- DreamSourceLab/DSLogic-fwStars: 109CPrototype
Nearby in Verilog
All Verilog repos- lamda-bbo/Open3DBenchStars: 179VerilogPrototype
- denandz/lpc_sniffer_tpmStars: 178VerilogPrototype
- ultraembedded/openlogicbitStars: 178VerilogPrototype
- mustafabbas/ECE1373_2016_hft_on_fpgaStars: 176VerilogPrototype
- MiSTer-devel/NeoGeo_MiSTerStars: 176VerilogPrototype
- AUCOHL/DFFRAMStars: 176VerilogPrototype