PrototypeCommon
Frogwells/fpga_design
这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
- Owner
- Frogwells (personal account)
- Stars
- Stars: 103
- Forks
- Forks: 32
- Language
- Verilog
- License
- None
- Created
- 2017
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- ahmedshahein/DSP-RTL-LibStars: 103VerilogPrototype
- Kenji-Ishimaru/polyphonyStars: 103VerilogPrototype
- LIV2/GottaGoFastRAMStars: 103VerilogPrototype