Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

ahmedshahein/DSP-RTL-Lib

RTL Verilog library for various DSP modules

Owner
ahmedshahein (personal account)
Stars
Stars: 103
Forks
Forks: 35
Language
Verilog
License
BSD-2-Clause
Created
2019
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

Nearby in Verilog

All Verilog repos