AlphaUncommon
Nic30/hdlConvertor
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
- Owner
- Nic30 (personal account)
- Stars
- Stars: 335
- Forks
- Forks: 80
- Language
- C++
- License
- MIT
- Created
- 2016
- Topics
- parserverilogfpgavhdlsystemverilogsystemverilog-parservhdl-parserverilog-parserantrl4python
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by Nic30
All 3 repos by Nic30- Nic30/hwtStars: 227PythonPrototype
- Nic30/d3-hwschematicStars: 124JavaScriptPrototype
Nearby in C++
All C++ repos- google/gwpsanStars: 335C++Alpha
- rednblkx/HAP-ESPHomeStars: 335C++Alpha
- xenios-jp/XeniOSStars: 335C++Alpha
- strobejb/HexEditStars: 335C++Alpha
- yoshinorim/quickstackStars: 335C++Alpha
- feelpp/feelppStars: 335C++Alpha