AlphaUncommon
RoaLogic/RV12
RISC-V CPU Core
- Owner
- RoaLogic (organization)
- Stars
- Stars: 454
- Forks
- Forks: 61
- Language
- SystemVerilog
- License
- None
- Created
- 2017
- Topics
- risc-v32-bit64bitcpu
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by RoaLogic
All 2 repos by RoaLogic- RoaLogic/ahb3lite_interconnectStars: 110SystemVerilogPrototype
Nearby in SystemVerilog
All SystemVerilog repos- taichi-ishitani/tvip-axiStars: 483SystemVerilogAlpha
- VerificationExcellence/SystemVerilogReferenceStars: 473SystemVerilogAlpha
- fpgasystems/CoyoteStars: 469SystemVerilogAlpha
- WangXuan95/USTC-RVSoCStars: 442SystemVerilogAlpha
- raulbehl/100DaysOfRTLStars: 428SystemVerilogAlpha
- gtaylormb/opl3_fpgaStars: 410SystemVerilogAlpha