PrototypeCommon
ZFTurbo/MobileNet-in-FPGA
Generator of verilog description for FPGA MobileNet implementation
- Owner
- ZFTurbo (personal account)
- Stars
- Stars: 191
- Forks
- Forks: 35
- Language
- Verilog
- License
- None
- Created
- 2019
- Topics
- fpgafpga-mobilenetverilog
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by ZFTurbo
All 12 repos by ZFTurbo- ZFTurbo/Weighted-Boxes-FusionStars: 1,832PythonBeta
- ZFTurbo/Music-Source-Separation-TrainingStars: 1,620PythonBeta
- ZFTurbo/MVSEP-MDX23-music-separation-modelStars: 864PythonBeta
- ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGAStars: 314VerilogAlpha
- ZFTurbo/Keras-RetinaNet-for-Open-Images-Challenge-2018Stars: 269PythonAlpha
- ZFTurbo/volumentationsStars: 261PythonAlpha
Nearby in Verilog
All Verilog repos- FPGADude/Digital-DesignStars: 193VerilogPrototype
- bluespec/TooobaStars: 192VerilogPrototype
- MiSTer-devel/Minimig-AGA_MiSTerStars: 191VerilogPrototype
- FPGAwars/FPGA-peripheralsStars: 189VerilogPrototype
- mtmd/FPGA_Based_CNNStars: 187VerilogPrototype
- flytt-away/FPGA-Video-CaptureStars: 187VerilogPrototype