AlphaUncommon
ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Verilog Generator of Neural Net Digit Detector for FPGA
- Owner
- ZFTurbo (personal account)
- Stars
- Stars: 314
- Forks
- Forks: 91
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2018
- Topics
- verilog-generatorfpga
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by ZFTurbo
All 12 repos by ZFTurbo- ZFTurbo/Weighted-Boxes-FusionStars: 1,832PythonBeta
- ZFTurbo/Music-Source-Separation-TrainingStars: 1,623PythonBeta
- ZFTurbo/MVSEP-MDX23-music-separation-modelStars: 865PythonBeta
- ZFTurbo/Keras-RetinaNet-for-Open-Images-Challenge-2018Stars: 269PythonAlpha
- ZFTurbo/volumentationsStars: 260PythonAlpha
- ZFTurbo/ZF_UNET_224_Pretrained_ModelStars: 216PythonPrototype
Nearby in Verilog
All Verilog repos- nukeykt/Nuked-MD-FPGAStars: 317VerilogAlpha
- EttusResearch/fpgaStars: 315VerilogAlpha
- lastweek/fpga_readingsStars: 315VerilogAlpha
- fromgof/TridentVisionStars: 313VerilogAlpha
- Xilinx/libsystemctlm-socStars: 312VerilogAlpha
- Modos-Labs/CasterStars: 312VerilogAlpha