AlphaUncommon
fromgof/TridentVision
Implement yolov26m using a complete FPGA, without any C language code. Requires 160K LUTs and 386 DSP cores (based on Xilinx XC7K325T).
- Owner
- fromgof (personal account)
- Stars
- Stars: 311
- Forks
- Forks: 83
- Language
- Verilog
- License
- AGPL-3.0
- Created
- 2026
- Tier
- Alpha (250 to 699 ★) What this tier means
Nearby in Verilog
All Verilog repos- ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGAStars: 314VerilogAlpha
- Modos-Labs/CasterStars: 312VerilogAlpha
- Xilinx/libsystemctlm-socStars: 311VerilogAlpha
- SparcLab/OpenSERDESStars: 309VerilogAlpha
- budude2/openfpga-GBCStars: 308VerilogAlpha
- damdoy/ice40_ultraplus_examplesStars: 302VerilogAlpha