Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits

PrototypeCommon

andres-mancera/ethernet_10ge_mac_SV_UVM_tb

SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core

Owner: andres-mancera (personal account)
Stars: Stars: 168
Forks: Forks: 69
Language: Verilog
License: None
Created: 2016
Tier: Prototype (100 to 249 ★) What this tier means

Nearby in Verilog

All Verilog repos

keplertech/najaStars: 169VerilogPrototype
Edragon/FPGA_DOCSStars: 168VerilogPrototype
ExcessiveMotion/controller-softwareStars: 168VerilogPrototype
alan4186/Hardware-CNNStars: 167VerilogPrototype
chriz2600/DreamcastHDMIStars: 167VerilogPrototype