Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits

PrototypeCommon

keplertech/naja

Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs

Owner: keplertech (organization)
Stars: Stars: 168
Forks: Forks: 26
Language: Verilog
License: Apache-2.0
Created: 2021
Topics: netlistedasemiconductorverilogasicfpgacppvhdl
Tier: Prototype (100 to 249 ★) What this tier means

More repos by keplertech

All 2 repos by keplertech

keplertech/kepler-formalStars: 114C++Prototype

Nearby in Verilog

All Verilog repos

andres-mancera/ethernet_10ge_mac_SV_UVM_tbStars: 168VerilogPrototype
Edragon/FPGA_DOCSStars: 168VerilogPrototype
ExcessiveMotion/controller-softwareStars: 168VerilogPrototype
alan4186/Hardware-CNNStars: 167VerilogPrototype