PrototypeCommon
ash-olakangal/RISC-V-Processor
Verilog implementation of multi-stage 32-bit RISC-V processor
- Owner
- ash-olakangal (personal account)
- Stars
- Stars: 183
- Forks
- Forks: 50
- Language
- Verilog
- License
- None
- Created
- 2020
- Topics
- computer-architecturerisc-vverilogrisc-processor
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- openrisc/or1200Stars: 184VerilogPrototype
- pnnl/OpenCGRAStars: 184VerilogPrototype
- thousrm/universal_NPU-CNN_acceleratorStars: 184VerilogPrototype
- zhanghai/archexpStars: 182VerilogPrototype
- sfmth/OpenSpikeStars: 182VerilogPrototype
- 1801BM1/cpu11Stars: 181VerilogPrototype