AlphaUncommon
bluespec/Piccolo
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
- Owner
- bluespec (organization)
- Stars
- Stars: 343
- Forks
- Forks: 54
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2018
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by bluespec
All 3 repos by bluespec- bluespec/FluteStars: 384BluespecAlpha
- bluespec/TooobaStars: 192VerilogPrototype
Nearby in Verilog
All Verilog repos- marmolejo/zetStars: 345VerilogAlpha
- jotego/jtcoresStars: 345VerilogAlpha
- chipsalliance/VeeRwolfStars: 343VerilogAlpha
- cxdzyq1110/NPU_on_FPGAStars: 338VerilogAlpha
- janestreet/asic-puzzle-2026Stars: 338VerilogAlpha
- samitbasu/rhdlStars: 330VerilogAlpha