AlphaUncommon
chipsalliance/VeeRwolf
FuseSoC-based SoC for VeeR EH1 and EL2
- Owner
- chipsalliance (organization)
- Stars
- Stars: 343
- Forks
- Forks: 76
- Language
- Verilog
- License
- None
- Created
- 2019
- Topics
- toolsfusesocswervveer
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by chipsalliance
All 29 repos by chipsalliance- chipsalliance/chiselStars: 4,826ScalaRC
- chipsalliance/rocket-chipStars: 3,896ScalaRC
- chipsalliance/veribleStars: 1,973C++Beta
- chipsalliance/riscv-dvStars: 1,375PythonBeta
- chipsalliance/Cores-VeeR-EH1Stars: 971SystemVerilogBeta
- chipsalliance/firrtlStars: 748ScalaBeta
Nearby in Verilog
All Verilog repos- marmolejo/zetStars: 345VerilogAlpha
- jotego/jtcoresStars: 344VerilogAlpha
- bluespec/PiccoloStars: 343VerilogAlpha
- cxdzyq1110/NPU_on_FPGAStars: 338VerilogAlpha
- janestreet/asic-puzzle-2026Stars: 338VerilogAlpha
- samitbasu/rhdlStars: 330VerilogAlpha