PrototypeCommon
courageheart/AMBA_APB_SRAM
AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).
- Owner
- courageheart (personal account)
- Stars
- Stars: 202
- Forks
- Forks: 75
- Language
- SystemVerilog
- License
- MIT
- Created
- 2019
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- eevaain/tiny-tpu-oldStars: 206SystemVerilogPrototype
- MiSTer-devel/NES_MiSTerStars: 205SystemVerilogPrototype
- FeSens/auto-arch-tournamentStars: 204SystemVerilogPrototype
- aignacio/ravenocStars: 201SystemVerilogPrototype
- yuri-panchul/systemverilog-homeworkStars: 198SystemVerilogPrototype
- tscheipel/HaDes-VStars: 198SystemVerilogPrototype