PrototypeCommon
tscheipel/HaDes-V
HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practic…
- Owner
- tscheipel (personal account)
- Stars
- Stars: 198
- Forks
- Forks: 106
- Language
- SystemVerilog
- License
- MIT
- Created
- 2024
- Topics
- assembly-programmingc-programmingcomputer-architecturegtkwavehardware-software-codesignmicrocontroller-designopen-educational-resourcespipelinesprocessor-architectureprocessor-design
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- courageheart/AMBA_APB_SRAMStars: 202SystemVerilogPrototype
- aignacio/ravenocStars: 201SystemVerilogPrototype
- yuri-panchul/systemverilog-homeworkStars: 198SystemVerilogPrototype
- azonenberg/starshipraiderStars: 193SystemVerilogPrototype
- nand2mario/z386Stars: 192SystemVerilogPrototype
- PacktPublishing/The-FPGA-Programming-Handbook-Second-EditionStars: 190SystemVerilogPrototype