Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

furrtek/SiliconRE

Traces, schematics, and general infos about custom chips reverse-engineered from silicon

Owner
furrtek (personal account)
Stars
Stars: 231
Forks
Forks: 17
Language
Verilog
License
GPL-2.0
Created
2019
Topics
taitoreverse-engineeringsiliconasicchiparcadedecapveriloghdlcpld
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

More repos by furrtek

All 4 repos by furrtek

Nearby in Verilog

All Verilog repos