PrototypeCommon
icebreaker-fpga/icebreaker-verilog-examples
This repository contains small example designs that can be used with the open source icestorm flow.
Archived: this repository is read-only
- Owner
- icebreaker-fpga (organization)
- Stars
- Stars: 162
- Forks
- Forks: 40
- Language
- Verilog
- License
- None
- Created
- 2018
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by icebreaker-fpga
All 3 repos by icebreaker-fpga- icebreaker-fpga/icebreakerStars: 678Alpha
- icebreaker-fpga/icebreaker-workshopStars: 145VerilogPrototype
Nearby in Verilog
All Verilog repos- ConstStrings/GoWinSDRStars: 164VerilogPrototype
- leo47007/TPU-Tensor-Processing-UnitStars: 162VerilogPrototype
- WangXuan95/FPGA-Gzip-compressorStars: 162VerilogPrototype
- TimRudy/ice-chips-verilogStars: 160VerilogPrototype
- zslwyuan/Basic-SIMD-Processor-Verilog-TutorialStars: 160VerilogPrototype