PrototypeCommon
ConstStrings/GoWinSDR
基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配置 Based on the Gowin FPGA and AD9363/AD9361 RF transceiver, a flexible and reconfigurable Software Defined Radio (SDR) system has been built, with the communicati…
- Owner
- ConstStrings (personal account)
- Stars
- Stars: 163
- Forks
- Forks: 30
- Language
- Verilog
- License
- None
- Created
- 2025
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- mhyousefi/MIPS-pipeline-processorStars: 165VerilogPrototype
- drandyhaas/HaasoscopeStars: 165VerilogPrototype
- regymm/quasiSoCStars: 165VerilogPrototype
- icebreaker-fpga/icebreaker-verilog-examplesStars: 162VerilogPrototype
- leo47007/TPU-Tensor-Processing-UnitStars: 162VerilogPrototype
- WangXuan95/FPGA-Gzip-compressorStars: 162VerilogPrototype