PrototypeCommon
kunalg123/vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL i…
- Owner
- kunalg123 (personal account)
- Stars
- Stars: 170
- Forks
- Forks: 62
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2017
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- THU-DSP-LAB/ventus-gpgpu-verilogStars: 172VerilogPrototype
- 1801BM1/vm80aStars: 171VerilogPrototype
- im-tomu/fomu-workshopStars: 170VerilogPrototype
- liuqdev/8-bits-RISC-CPU-VerilogStars: 169VerilogPrototype
- dan-rodrigues/icestation-32Stars: 169VerilogPrototype
- padhi499/Image-Classification-using-CNN-on-FPGAStars: 169VerilogPrototype