BetaRare
olofk/serv
SERV - The SErial RISC-V CPU
- Owner
- olofk (personal account)
- Stars
- Stars: 1,912
- Forks
- Forks: 267
- Language
- Verilog
- License
- ISC
- Created
- 2018
- Topics
- verilogfpgaasicrisc-v
- Tier
- Beta (700 to 1,999 ★) What this tier means
More repos by olofk
All 5 repos by olofk- olofk/fusesocStars: 1,479PythonBeta
- olofk/edalizeStars: 803PythonBeta
- olofk/corescoreStars: 180VerilogPrototype
- olofk/ipyxactStars: 143PythonPrototype
Nearby in Verilog
All Verilog repos- XUANTIE-RV/wujian100_openStars: 2,031VerilogRC
- pConst/basic_verilogStars: 2,030VerilogRC
- riscv-mcu/e203_hbirdv2Stars: 1,967VerilogBeta
- ufrisk/pcileech-fpgaStars: 1,848VerilogBeta
- ultraembedded/riscvStars: 1,811VerilogBeta
- alexforencich/verilog-pcieStars: 1,675VerilogBeta