AlphaUncommon
openhwfoundation/cvw
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
- Owner
- openhwfoundation (organization)
- Stars
- Stars: 659
- Forks
- Forks: 591
- Language
- SystemVerilog
- License
- None
- Created
- 2021
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by openhwfoundation
All 13 repos by openhwfoundation- openhwfoundation/cva6Stars: 3,183AssemblyRC
- openhwfoundation/cv32e40pStars: 1,317SystemVerilogBeta
- openhwfoundation/core-v-verifStars: 737AssemblyBeta
- openhwfoundation/cvfpuStars: 648SystemVerilogAlpha
- openhwfoundation/core-v-coresStars: 380Alpha
- openhwfoundation/force-riscvStars: 321C++Alpha
Nearby in SystemVerilog
All SystemVerilog repos- projf/projf-exploreStars: 799SystemVerilogBeta
- hwayne/lets-prove-leftpadStars: 758SystemVerilogBeta
- bespoke-silicon-group/basejump_stlStars: 692SystemVerilogAlpha
- raysalemi/uvmprimerStars: 657SystemVerilogAlpha
- openhwfoundation/cvfpuStars: 648SystemVerilogAlpha
- trivialmips/nontrivial-mipsStars: 609SystemVerilogAlpha