Illustration: the project’s public image, pixelated by RepoMasters. Credits
BetaRare

openhwfoundation/cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

Owner
openhwfoundation (organization)
Stars
Stars: 1,317
Forks
Forks: 559
Language
SystemVerilog
License
None
Created
2016
Topics
riscvriscv32imfc
Tier
Beta (700 to 1,999 ★) What this tier means
View on GitHub

More repos by openhwfoundation

All 13 repos by openhwfoundation

Nearby in SystemVerilog

All SystemVerilog repos