PrototypeCommon
racerxdl/riskow
Learning how to make a RISC-V
- Owner
- racerxdl (personal account)
- Stars
- Stars: 144
- Forks
- Forks: 12
- Language
- Verilog
- License
- Apache-2.0
- Created
- 2020
- Topics
- fpgalearning-exerciseopen-coreopencorerisc-vverilogriskow
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by racerxdl
All 2 repos by racerxdl- racerxdl/stm32f0-pico-dumpStars: 198CPrototype
Nearby in Verilog
All Verilog repos- aquaxis/IPCOREStars: 144VerilogPrototype
- mattvenn/basic-ecp5-pcbStars: 144VerilogPrototype
- MoonshotAI/nano-kpuStars: 144VerilogPrototype
- abdelazeem201/Cadence-RTL-to-GDSII-FlowStars: 141VerilogPrototype