PrototypeCommon
abdelazeem201/Cadence-RTL-to-GDSII-Flow
In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.
- Owner
- abdelazeem201 (personal account)
- Stars
- Stars: 141
- Forks
- Forks: 32
- Language
- Verilog
- License
- MIT
- Created
- 2023
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by abdelazeem201
All 3 repos by abdelazeem201- abdelazeem201/ASIC-Design-RoadmapStars: 578VerilogAlpha
- abdelazeem201/Systolic-array-implementation-in-RTL-for-TPUStars: 384VerilogAlpha
Nearby in Verilog
All Verilog repos- MoonshotAI/nano-kpuStars: 144VerilogPrototype
- Azalea8/riscv_cpuStars: 141VerilogPrototype
- RongyeL/EasyAXIStars: 141VerilogPrototype
- MiSTer-devel/Gameboy_MiSTerStars: 140VerilogPrototype
- WangXuan95/FPGA-SDfakeStars: 140VerilogPrototype