Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
PrototypeCommon

regymm/quasiSoC

Linux capable RISC-V SoC designed to be readable and useful.

Owner
regymm (personal account)
Stars
Stars: 166
Forks
Forks: 11
Language
Verilog
License
GPL-3.0
Created
2021
Topics
fpgarisc-v
Tier
Prototype (100 to 249 ★) What this tier means
View on GitHub

More repos by regymm

All 2 repos by regymm

Nearby in Verilog

All Verilog repos