PrototypeCommon
mhyousefi/MIPS-pipeline-processor
A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
- Owner
- mhyousefi (personal account)
- Stars
- Stars: 165
- Forks
- Forks: 38
- Language
- Verilog
- License
- None
- Created
- 2017
- Topics
- mips-processorverilogpipelineforwarding-unithazard-detectioncomputer-architecture
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in Verilog
All Verilog repos- onchipuis/mriscvStars: 166VerilogPrototype
- regymm/quasiSoCStars: 166VerilogPrototype
- drandyhaas/HaasoscopeStars: 165VerilogPrototype
- ConstStrings/GoWinSDRStars: 163VerilogPrototype
- icebreaker-fpga/icebreaker-verilog-examplesStars: 162VerilogPrototype
- leo47007/TPU-Tensor-Processing-UnitStars: 162VerilogPrototype