AlphaUncommon
ridecore/ridecore
RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
- Owner
- ridecore (personal account)
- Stars
- Stars: 387
- Forks
- Forks: 73
- Language
- Verilog
- License
- None
- Created
- 2016
- Tier
- Alpha (250 to 699 ★) What this tier means
Nearby in Verilog
All Verilog repos- Evensgn/RISC-V-CPUStars: 392VerilogAlpha
- Arlet/verilog-6502Stars: 391VerilogAlpha
- stffrdhrn/sdram-controllerStars: 389VerilogAlpha
- pulp-platform/cheshireStars: 385VerilogAlpha
- abdelazeem201/Systolic-array-implementation-in-RTL-for-TPUStars: 383VerilogAlpha
- viduraakalanka/HDL-Bits-SolutionsStars: 379VerilogAlpha