AlphaUncommon
abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU
IC implementation of Systolic Array for TPU
- Owner
- abdelazeem201 (personal account)
- Stars
- Stars: 383
- Forks
- Forks: 39
- Language
- Verilog
- License
- MIT
- Created
- 2021
- Topics
- asicasic-designasic-verificationfpgartlverilog
- Tier
- Alpha (250 to 699 ★) What this tier means
More repos by abdelazeem201
All 3 repos by abdelazeem201- abdelazeem201/ASIC-Design-RoadmapStars: 577VerilogAlpha
- abdelazeem201/Cadence-RTL-to-GDSII-FlowStars: 141VerilogPrototype
Nearby in Verilog
All Verilog repos- stffrdhrn/sdram-controllerStars: 389VerilogAlpha
- ridecore/ridecoreStars: 387VerilogAlpha
- pulp-platform/cheshireStars: 385VerilogAlpha
- viduraakalanka/HDL-Bits-SolutionsStars: 379VerilogAlpha
- nandland/nandlandStars: 377VerilogAlpha
- suisuisi/FPGAandCNNStars: 375VerilogAlpha