PrototypeCommon
trivialmips/TrivialMIPS
MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
- Owner
- trivialmips (organization)
- Stars
- Stars: 110
- Forks
- Forks: 35
- Language
- SystemVerilog
- License
- None
- Created
- 2018
- Topics
- systemverilogmipsfpgaxilinxcpufpga-soc
- Tier
- Prototype (100 to 249 ★) What this tier means
More repos by trivialmips
All 2 repos by trivialmips- trivialmips/nontrivial-mipsStars: 609SystemVerilogAlpha
Nearby in SystemVerilog
All SystemVerilog repos- Verdvana/AXI4_InterconnectStars: 111SystemVerilogPrototype
- ttchisholm/10g-low-latency-ethernetStars: 111SystemVerilogPrototype
- RoaLogic/ahb3lite_interconnectStars: 110SystemVerilogPrototype
- eliaskousk/parallella-riscvStars: 109SystemVerilogPrototype
- mmxsrup/axi4-interfaceStars: 109SystemVerilogPrototype
- Weiyet/MakerCode_RTLChallengeStars: 109SystemVerilogPrototype