PrototypeCommon
eliaskousk/parallella-riscv
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
- Owner
- eliaskousk (personal account)
- Stars
- Stars: 109
- Forks
- Forks: 29
- Language
- SystemVerilog
- License
- None
- Created
- 2016
- Topics
- parallellarisc-vrocket-chipzynqlinux-kernelzedboardgsocgsoc-2016rocket-corepetalinux
- Tier
- Prototype (100 to 249 ★) What this tier means
Nearby in SystemVerilog
All SystemVerilog repos- trivialmips/TrivialMIPSStars: 110SystemVerilogPrototype
- mmxsrup/axi4-interfaceStars: 109SystemVerilogPrototype
- Weiyet/MakerCode_RTLChallengeStars: 109SystemVerilogPrototype
- spcl/pspinStars: 108SystemVerilogPrototype
- WangXuan95/UH-JLSStars: 108SystemVerilogPrototype