Illustration drawn by RepoMasters from the repo’s ID and its language color. Credits
AlphaUncommon

tymonx/logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Owner
tymonx (personal account)
Stars
Stars: 292
Forks
Forks: 62
Language
SystemVerilog
License
Apache-2.0
Created
2017
Topics
verilogsystemveriloghdlsystemcuvmcppcmakemodelsimverilatorverification
Tier
Alpha (250 to 699 ★) What this tier means
View on GitHub

Nearby in SystemVerilog

All SystemVerilog repos